

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
1 February 2007 (01.02.2007)

PCT

(10) International Publication Number
WO 2007/012349 A1

(51) International Patent Classification:
G06F 17/50 (2006.01)

(74) Agents: JORIO, Paolo et al.; STUDIO TORTA S.r.l., Via Viotti, 9, I-10121 TORINO (IT).

(21) International Application Number:
PCT/EP2005/053648

(22) International Filing Date: 26 July 2005 (26.07.2005)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): MENTOR GRAPHICS CORP. [US/US]; 8005 SW Boeckman Rd., D-4, WILSONVILLE, OR 97070-7777 (US).

(72) Inventors; and


(75) Inventors/Applicants (for US only): EICHENMUELLER, Gerard [FR/FR]; c/o MENTOR GRAPHICS IRELAND LTD, French Branch, 180 Avenue de l'Europe ZIRST de Montbonnot, F-38334 SAINT ISMIER CEDEX (FR). BOLCATO, Pascal [FR/FR]; c/o MENTOR GRAPHICS IRELAND LTD, French Branch, 180 Avenue de l'Europe ZIRST de Montbonnot, F-38334 SAINT ISMIER CEDEX (FR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: ACCELERATED ANALOG AND/OR RF SIMULATION



(57) Abstract: A method and system for performing analog and RF simulation is disclosed that balances the need for accuracy with the desire for increased simulation speed by using two different circuit descriptions, one description is used during the simulation where needed for accuracy and the other circuit description is used where needed to speed the simulation. For example, one circuit description may include parasitic information and is used where necessary to maintain accuracy and, whereas a reduced circuit description (with at least some parasitic information removed) can be used to enhance speed. This combined solution that uses two different, but related, circuit descriptions has substantially increased the speed of simulation with minimal sacrifice of accuracy.

WO 2007/012349 A1



Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.